Scan Cell Grouping Algorithm for Low Power Design

The increasing size of very large scale integration (VLSI) circuits, high transistor density, and popularity of low-power circuit and system design are making the minimization of power dissipation an important issue in VLSI design. Test Power dissipation is exceedingly high in scan-based environments wherein scan chain transitions during the shift of test data further reflect into significant levels of circuit switching unnecessarily. Scan chain or cell modification lead to reduced dissipations of power. The ETC algorithm of previous work has weak points. Taking all of this into account, we therefore propose a new algorithm. Its name is RE_ETC. The proposed modifications in the scan chain consist of Exclusive-OR gate insertion and scan cell reordering, leading to significant power reductions with absolutely no area or performance penalty whatsoever. Experimental results confirm the considerable reductions in scan chain transitions. We show that modified scan cell has the improvement of test efficiency and power dissipations.

[1]  Xiaoqing Wen,et al.  VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon) , 2006 .

[2]  Sungju Park,et al.  A new synthesis technique of sequential circuits for low power and testing , 2004 .

[3]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[4]  Ozgur Sinanoglu,et al.  Scan power reduction through test data transition frequency analysis , 2002, Proceedings. International Test Conference.

[5]  Hyungwoo Lee,et al.  Unified low power optimization algorithm by gate freezing, gate sizing and buffer insertion☆ , 2005 .

[6]  Irith Pomeranz,et al.  Techniques for minimizing power dissipation in scan and combinational circuits during test application , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Ozgur Sinanoglu,et al.  Test power reduction through minimization of scan chain transitions , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[8]  Sandeep K. Gupta,et al.  ATPG for Heat Dissipation Minimization During Test Application , 1998, IEEE Trans. Computers.

[9]  Pran Kurup,et al.  Logic Synthesis Using Synopsys , 1995 .

[10]  Pran Kurup,et al.  Logic synthesis using Synopsys (2nd ed.) , 1997 .

[11]  Kurt Keutzer,et al.  Estimation of average switching activity in combinational and sequential circuits , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[12]  Hans-Joachim Wunderlich,et al.  Minimized Power Consumption for Scan-Based BIST , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).