Spacer defined double patterning for sub-72 nm pitch logic technology
暂无分享,去创建一个
Harry J. Levinson | Greg McIntyre | Yuansheng Ma | Martin Burkhardt | Yunpeng Yin | Matthew E. Colburn | Jason P. Cain | John C. Arnold | Ryoung-Han Kim | Sanjay C. Mehta | Erin Mclellan | Sivananda K. Kanakasabapathy
[1] Chris A. Mack,et al. Mask bias in submicron optical lithography , 1988 .
[2] S. Barnola,et al. Double-patterning requirements for optical lithography and prospects for optical extension without double patterning , 2009 .
[3] Jun Ishikawa,et al. Double patterning requirements for optical lithography and prospects for optical extension without double patterning , 2008, SPIE Advanced Lithography.
[4] Harry J. Levinson,et al. Double exposure using 193nm negative tone photoresist , 2007, SPIE Advanced Lithography.
[5] Harry J. Levinson,et al. Principles of Lithography , 2001 .
[6] Takayoshi Abe,et al. Sub-40-nm half-pitch double patterning with resist freezing process , 2008, SPIE Advanced Lithography.
[7] Kevin Tsai,et al. Spacer double patterning technique for sub-40nm DRAM manufacturing process development , 2008, Lithography Asia.
[8] A. Carlson,et al. Low-variability negative and iterative spacer processes for sub-30-nm lines and holes , 2009 .