A 32-nm CMOS Frequency Locked Loop for 20-GHz Synthesis with ± 7.6 ppm Resolution
暂无分享,去创建一个
Jean-Francois Bousquet | Sadok Aouini | Naim Ben-Hamida | John Wolczanski | J. Bousquet | S. Aouini | N. Ben-Hamida | J. Wolczanski
[1] Jan Craninckx,et al. A 0.65-to-1.4nJ/burst 3-to-10GHz UWB Digital TX in 90nm CMOS for IEEE 802.15.4a , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[2] Mohamad Sawan,et al. New frequency-locked loop based on CMOS frequency-to-voltage converter: design and implementation , 2001 .
[3] Jan Craninckx,et al. A 0.65-to-1.4 nJ/Burst 3-to-10 GHz UWB All-Digital TX in 90 nm CMOS for IEEE 802.15.4a , 2007, IEEE Journal of Solid-State Circuits.
[4] Bernhard E. Boser,et al. The Design of Sigma-Delta Modulation Analog-to-Digit a 1 Converters , 2004 .
[5] B. Nauta,et al. A Low Noise Sub-Sampling PLL in Which Divider Noise is Eliminated and PD/CP Noise is Not Multiplied by $N ^{2}$ , 2009, IEEE Journal of Solid-State Circuits.
[6] J. Romme,et al. A multi-GHz 130ppm accuracy FLL for duty-cycled systems , 2011, 2011 IEEE Radio Frequency Integrated Circuits Symposium.