EUV imaging performance: moving towards production

ASML's two alpha demo tools (ADTs) have successfully gone through acceptance testing at the customer sites. The ADTs are full field step-and-scan exposure systems for extreme ultraviolet lithography (EUVL) and are being used for EUVL process development. The main objectives for the program are to prepare EUVL for insertion at the 27nm node, and to support the development of the global infrastructure of masks and resist. Resolution of 28nm dense L/S has been demonstrated recently. In this paper we will look at the imaging performance of the AD-tools in comparison to the requirements for the 32nm node for Memory (NAND-Flash and DRAM) and 22nm node Logic applications, as these feature sizes can be supported by the current resist performance. Process windows and MEEF are evaluated for L/S and CHs through pitch down to 32nm half pitch. Furthermore, the full wafer CD uniformity of the critical features of a NAND-Flash gate layer at 32nm half pitch is presented as well. Based on these findings the expected imaging performance of the TWINSCAN NXE:3100 at the 27nm node will be discussed.

[1]  Hans Meiling,et al.  Development of the ASML EUV alpha demo tool , 2005, SPIE Advanced Lithography.

[2]  Jo Finders,et al.  Double patterning for 32nm and below: an update , 2008, SPIE Advanced Lithography.

[3]  M. Raymond,et al.  22 nm technology compatible fully functional 0.1 μm2 6T-SRAM cell , 2008, 2008 IEEE International Electron Devices Meeting.

[4]  Hans Meiling,et al.  Progress of the EUVL alpha tool , 2001, SPIE Advanced Lithography.

[5]  K. Ronse,et al.  Full field EUV lithography: lessons learned on EUV ADT imaging, EUV resist and EUV reticles , 2008, Lithography Asia.

[6]  Jo Finders,et al.  The flash memory battle: How low can we go? , 2008, SPIE Advanced Lithography.

[7]  John Arnold,et al.  The use of EUV lithography to produce demonstration devices , 2008, SPIE Advanced Lithography.