An MLSE receiver for electronic-dispersion compensation of OC-192 fiber links

A 9.953 to 12.5Gb/s MLSE receiver consisting of an AFE IC in a 0.18mum 3.3V ft=75GHz, and a digital IC in a 0.13pm 1.2V CMOS is presented. The AFE IC features a 7.5GHz 40dB VGA, a 4b 12.5GS/S ADC, a dispersion-tolerant clock-recovery unit, and a 1:8 DEMUX. The digital IC implements an 8-parallel, delayed recursion MLSE architecture and a nonlinear channel estimator. The 4.5W receiver meets the SONET jitter specifications with 2200ps/nm of dispersion at BER=104

[1]  Christopher W. Mangelsdorf.  A 400-MHz input flash converter with error correction , 1990 .

[2]  R. Urbansky,et al.  Design of near optimum electrical equalizers for optical transmission in the presence of PMD , 2001, OFC 2001. Optical Fiber Communication Conference and Exhibit. Technical Digest Postconference Edition (IEEE Cat. 01CH37171).

[3]  C.R. Hogge.  A self correcting clock recovery circuit , 1985, IEEE Transactions on Electron Devices.

[4]  H. Rein,et al.  13 Gb/s Si-bipolar AGC amplifier IC with high gain and wide dynamic range for optical-fiber receivers , 1994 .

[5]  H. Bulow,et al.  Electronic PMD mitigation-from linear equalization to maximum-likelihood detection , 2001, OFC 2001. Optical Fiber Communication Conference and Exhibit. Technical Digest Postconference Edition (IEEE Cat. 01CH37171).

[6]  Y. Greshishchev,et al.  SiGe clock and data recovery IC with linear-type PLL for 10-Gb/s SONET application , 2000, IEEE Journal of Solid-State Circuits.

[7]  C. Glingener,et al.  Measurement of the dispersion tolerance of optical duobinary with an MLSE-receiver at 10.7 Gb/s , 2005, OFC/NFOEC Technical Digest. Optical Fiber Communication Conference, 2005..

[8]  A. Abidi,et al.  A 6 b 1.3 GSample/s A/D converter in 0.35 /spl mu/m CMOS , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[9]  Y. Greshishchev,et al.  A 60 dB gain 55 dB dynamic range 10 Gb/s broadband SiGe HBT limiting amplifier , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[10]  B. Peetz,et al.  An 8-bit 250 megasample per second analog-to-digital converter: operation without a sample and hold , 1986 .

[11]  Behzad Razavi.  Phase-Locking In High-Performance Systems , 2003 .

[12]  S. Chandrasekhar,et al.  OFC 2004 workshop on optical and electronic mitigation of impairments , 2005, Journal of Lightwave Technology.

[13]  Teresa H. Meng,et al.  A 140-Mb/s, 32-state, radix-4 Viterbi decoder , 1992 .

[14]  J.D.H. Alexander.  Clock recovery from random binary signals , 1975 .

[15]  J. Fisher,et al.  A 10 Gb/s SONET-compliant CMOS transceiver with low cross-talk and intrinsic jitter , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).