Three Subthreshold Flip-Flop Cells Characterized in 90 nm and 65 nm CMOS Technology

This paper examines three different flip-flop designs in subthreshold operation. All flip-flops are simulated in a 65 nm and 90 nm process with a supply voltage ranging from 125 mV to 1V. Process variations are examined at different process corners. Successful operations of a PowerPC 603 flip-flop at all process corners with a supply voltage down to 125 mV is shown at 65 nm. The best PDP and EDP numbers of flip-flops design at VDD = 200 mV in this paper are 53.6 aJ and 0.88 yJs, respectively.

[1]  Edward J. Nowak,et al.  Maintaining the benefits of CMOS scaling when scaling bogs down , 2002, IBM J. Res. Dev..

[2]  Eric MacDonald,et al.  Robust Ultra-Low Power Subthreshold Logic Flip-Flop Design for Reconfigurable Architectures , 2006, 2006 IEEE International Conference on Reconfigurable Computing and FPGA's (ReConFig 2006).

[3]  Lee-Sup Kim,et al.  A 200 MHz 13 mm/sup 2/ 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme , 1994 .

[4]  E. Nowak,et al.  Low-power CMOS at Vdd = 4kT/q , 2001, Device Research Conference. Conference Digest (Cat. No.01TH8561).

[5]  Andreas G. Andreou,et al.  Current-mode subthreshold MOS circuits for analog VLSI neural systems , 1991, IEEE Trans. Neural Networks.

[6]  Benton H. Calhoun,et al.  Device sizing for minimum energy operation in subthreshold circuits , 2004 .

[7]  Bo Fu,et al.  Comparative Analysis of Ultra-Low Voltage Flip-Flops for Energy Efficiency , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[8]  Bengt Oelmann,et al.  Comparative study of low-voltage performance of standard-cell flip-flops , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[9]  A. Chandrakasan,et al.  A 180-mV subthreshold FFT processor using a minimum energy design methodology , 2005, IEEE Journal of Solid-State Circuits.

[10]  Siegfried Selberherr,et al.  Ultra-low-power CMOS technologies , 1996, 1996 International Semiconductor Conference. 19th Edition. CAS'96 Proceedings.

[11]  Hector Sanchez,et al.  A 2.2 W, 80 MHz superscalar RISC microprocessor , 1994 .

[12]  H. P. Alstad,et al.  Seven subthreshold flip-flop cells , 2007, Norchip 2007.

[13]  Y. Suzuki,et al.  Clocked CMOS calculator circuitry , 1973 .

[14]  R. M. Swanson,et al.  Ion-implanted complementary MOS transistors in low-voltage circuits , 1972 .

[15]  Kaushik Roy,et al.  Ultra-low power digital subthreshold logic circuits , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[16]  David Blaauw,et al.  Energy Optimization of Subthreshold-Voltage Sensor Network Processors , 2005, ISCA 2005.

[17]  Christer Svensson.  Low voltage technologies , 1997 .