A 2.5V CMOS delay-locked loop for an 18Mbit, 500MB/s DRAM