Design and characterization of a 12.8GB/s low power differential memory system for mobile applications
暂无分享,去创建一个
Brian Leibowitz | Dan Oh | Joong-Ho Kim | Yohan Frans | Nhat Nguyen | Chris Madden | Sam Chang | Ming Li | Ralf Schmitt | Chuck Yuan Fred Ware
[1] M. Horowitz,et al. A 14-mW 6.25-Gb/s Transceiver in 90-nm CMOS , 2007, IEEE Journal of Solid-State Circuits.
[2] Brian Leibowitz,et al. A 4.3GB/s mobile memory interface with power-efficient bandwidth scaling , 2009, 2009 Symposium on VLSI Circuits.
[3] Jihong Ren,et al. Accurate System Voltage and Timing Margin Simulation in High-Speed I/O System Designs , 2008, IEEE Transactions on Advanced Packaging.
[4] Dan Oh,et al. Clock jitter modeling in statistical link simulation , 2009, 2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems.
[5] Dan Oh,et al. Prediction of System Performance Based on Component Jitter and Noise Budgets , 2007, 2007 IEEE Electrical Performance of Electronic Packaging.
[6] M. Mansuri,et al. A 27-mW 3.6-Gb/s I/O transceiver , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).