An area-efficient 12-bit 1.25MS/s radix-value self-estimated non-binary ADC with relaxed requirements on analog components

A 12-bit algorithmic (cyclic) ADC is designed and fabricated in 90nm CMOS, and only occupies as small active area as 0.037mm2. With the proposed radix-value self-estimation scheme for a non-binary 1-bit/step architecture, the accuracy requirement on analog components is largely relaxed. Therefore, the implementation of analog circuits such as amplifier and comparator becomes simple, and high-density MOM capacitors can be used to achieve small area. Furthermore, the novel radix-value self-estimation technique can be realized by only simple logic circuits without any extra analog input, so that the total active area of ADC is dramatically reduced. The prototype ADC achieves 62.3dB SNDR at 1.4V power supply and 1.25Msps (20MHz clocking) using a poor DC gain amplifier as low as 45dB and MOM capacitors without any careful layout techniques to improve the capacitor matching. The measured DNL is +0.94/-0.71LSB and INL is +1.9/-1.2LSB at 30kHz input.

[1]  Takashi Morie,et al.  A 71dB-SNDR 50MS/s 4.2mW CMOS SAR ADC by SNR enhancement techniques utilizing noise , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[2]  Yung-Hui Chung,et al.  A 24μW 12b 1MS/s 68.3dB SNDR SAR ADC with two-step decision DAC switching , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[3]  A. Karanicolas,et al.  A 15 b 1 Ms/s digitally self-calibrated pipeline ADC , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[4]  Un-Ku Moon,et al.  A Time-Based Pipelined ADC Using Both Voltage and Time Domain Information , 2014, IEEE Journal of Solid-State Circuits.

[5]  Koichi Hamashita,et al.  Adaptive cancellation of gain and nonlinearity errors in pipelined ADCs , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[6]  Takaya Yamamoto,et al.  A Fully Integrated SAR ADC Using Digital Correction Technique for Triple-Mode Mobile Transceiver , 2013, IEEE Journal of Solid-State Circuits.

[7]  Tai-Cheng Lee,et al.  A 0.02-mm$^{2}$ 9-Bit 50-MS/s Cyclic ADC in 90-nm Digital CMOS Technology , 2010, IEEE Journal of Solid-State Circuits.

[8]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[9]  Kazuyuki Aihara,et al.  Experimental Implementation of Non-binary Cyclic ADCs with Radix Value Estimation Algorithm , 2014, IEICE Trans. Electron..