The unique feature of Multilevel Inverter drawn tremendous advantages in Power Industry. There are new set of features based on Conventional set are used to produce high power, high voltage inverter with multilevel structure for compensation of reactive power. Multilevel structure reduces device voltage stress in the structure. In given structure, the device can increase the Power ratings by increasing the no. of steps without increasing the device ratings. With increasing the steps harmonic content reduces without the use of transformer or without the use of series connected synchronized switching devices. It means as the voltages level increases, harmonic content of output level decreases significantly. In our paper, we produce new topology for producing 15129143… Level output voltages from our Voltage Source Inverter Topology. For generation of Multistep, Multiple Pulse Modulation ‘MPM’ & Sinusoidal Pulse Width modulation ‘SPWM’ are used in our topology. In Conventional methodology, Diode Clamped MLI, flying capacitor MLI & Cascaded Inverter topologies are used. In comparison of Conventional topologies, our topology achieve higher no. of output voltage steps with reduced no. of switches, reduced no. of Diodes & reduced no. of Sources. With the reduction in no. of switches & Sources reduce the Size; Cost & Complexity of System reduces with enhancing the performance of overall system. Simulated Design of our topology has been carried in MatlablSimulink 2013a.
[1]
Shubhrata Gupta,et al.
Reduction in number of devices for symmetrical and asymmetrical multilevel inverters
,
2016
.
[2]
R. Ramaprabha,et al.
A new single phase multilevel inverter topology with reduced number of switches
,
2016,
2016 3rd International Conference on Electrical Energy Systems (ICEES).
[3]
Shubhrata Gupta,et al.
Hybrid topology of symmetrical multilevel inverter using less number of devices
,
2015
.
[4]
M. Sasikumar,et al.
An approach of hybrid modulation in fusion seven-level cascaded multilevel inverter accomplishment to IM drive system
,
2016,
2016 Second International Conference on Science Technology Engineering and Management (ICONSTEM).
[5]
M. B. Daigavane,et al.
Simulation Analysis of Three Level Diode Clamped Multilevel Inverter Fed PMSM Drive Using Carrier Based Space Vector Pulse Width Modulation (CB-SVPWM)
,
2016
.