On the Potentials of FinFETs for Asynchronous Circuit Design
暂无分享,去创建一个
[1] Laurent Fesquet,et al. Asynchronous design: A promising paradigm for electronic circuits and systems , 2009, 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009).
[2] Massimo Alioto,et al. Leakage–Delay Tradeoff in FinFET Logic Circuits: A Comparative Analysis With Bulk Technology , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[3] Jens Sparsø,et al. Principles of Asynchronous Circuit Design , 2001 .
[4] Soha Hassoun,et al. Gate sizing: finFETs vs 32nm bulk MOSFETs , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[5] Yu Cao,et al. New Generation of Predictive Technology Model for Sub-45 nm Early Design Exploration , 2006, IEEE Transactions on Electron Devices.
[6] Anish Muttreja,et al. CMOS logic design with independent-gate FinFETs , 2007, 2007 25th International Conference on Computer Design.