Switched-Capacitor Multiply-By-Two Amplifier Insensitive to Component Mismatches

This brief describes a new mismatch-insensitive amplifier with an accurate gain of two and with the parasitic effects compensated. It is based on associating four sets of two capacitors in series during the amplification phase. The amplifier operates within a single clock cycle and uses only one amplifier. A detailed study of the different nonideal effects is presented. Simulated results demonstrate that a gain accuracy enhancement of the order of 4-5 bits can be achieved with respect to conventional realizations

[1]  A. Karanicolas,et al.  A 15-b 1-Msample/s digitally self-calibrated pipeline ADC , 1993 .

[2]  Bang-Sup Song,et al.  A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converter , 1988 .

[3]  P. Hurst,et al.  A digital background calibration technique for time-interleaved analog-to-digital converters , 1998, IEEE J. Solid State Circuits.

[4]  R. Castello,et al.  A ratio-independent algorithmic analog-to-digital conversion technique , 1984, IEEE Journal of Solid-State Circuits.

[5]  P. Hurst,et al.  Digital background calibration of a 10 b 40 M sample/s parallel pipelined ADC , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[6]  K. Bacrania,et al.  A 14 b 20 MSample/s CMOS pipelined ADC , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[7]  P. Quinn,et al.  Capacitor matching insensitive 12-bit 3.3 MS/s algorithmic ADC in 0.25 /spl mu/m CMOS , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[8]  Izzet Kale,et al.  Multiply-by-two gain stage with reduced mismatch sensitivity , 2005 .

[9]  Yun Chiu,et al.  Inherently linear capacitor error-averaging techniques for pipelined A/D conversion , 2000 .

[10]  Izzet Kale,et al.  A new structure for capacitor-mismatch-insensitive multiply-by-two amplification , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[11]  P. Hurst,et al.  Analog background calibration of a 10 b 40 Msample/s parallel pipelined ADC , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[12]  Franco Maloberti,et al.  SC amplifier and SC integrator with an accurate gain of 2 , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  J. Goes,et al.  A 0.9V /spl Delta//spl Sigma/ Modulator with 80dB SNDR and 83dB DR Using a Single-Phase Technique , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[14]  João Goes,et al.  Novel linearization technique for low-distortion high-swing CMOS switches with improved reliability , 2006, 2006 IEEE International Symposium on Circuits and Systems.