Power-/Energy Efficient BIST Schemes for Processor Data Paths

Processor core power is primarily consumed in a data path consisting of high-activity functional modules. We propose low-power/energy BIST schemes for data path architectures built around the most common combinations of multipliers, adders, ALUs, and shifters.

[1]  S.K. Gupta,et al.  A BIST Methodology for Comprehensive Testing of RAM with Reduced Heat Dissipation , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[2]  M. Violante,et al.  A new BIST architecture for low power circuits , 1999, European Test Workshop 1999 (Cat. No.PR00390).

[3]  Alfred L. Crouch,et al.  Design-For-Test For Digital IC's and Embedded Core Systems , 1999 .

[4]  Vishwani D. Agrawal,et al.  Power constraint scheduling of tests , 1994, Proceedings of 7th International Conference on VLSI Design.

[5]  João Paulo Teixeira,et al.  Low Power BIST by Filtering Non-Detecting Vectors , 1999, European Test Workshop 1999 (Cat. No.PR00390).

[6]  Sandeep K. Gupta,et al.  LT-RTPG: a new test-per-scan BIST TPG for low heat dissipation , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[7]  Yervant Zorian,et al.  Effective Built-In Self-Test for Booth Multipliers , 1998, IEEE Des. Test Comput..

[8]  Patrick Girard,et al.  A test vector inhibiting technique for low energy BIST design , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[9]  Sandeep K. Gupta,et al.  DS-LFSR: a new BIST TPG for low heat dissipation , 1997, Proceedings International Test Conference 1997.

[10]  Kaushik Roy,et al.  Switching characteristics of generalized array multiplier architectures and their applications to low power design , 1999, Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040).

[11]  Yervant Zorian,et al.  An effective BIST architecture for fast multiplier cores , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[12]  Yervant Zorian,et al.  A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[13]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[14]  Yervant Zorian,et al.  An effective BIST scheme for datapaths , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[15]  Yervant Zorian,et al.  An effective BIST scheme for arithmetic logic units , 1997, Proceedings International Test Conference 1997.

[16]  Janusz Rajski,et al.  Arithmetic Built-In Self-Test for Embedded Systems , 1997 .

[17]  Yervant Zorian,et al.  An Effective Built-In Self-Test Scheme for Parallel Multipliers , 1999, IEEE Trans. Computers.