I/sub DD/ pulse response testing on analog and digital CMOS circuits

This paper presents a new method for detecting defect and fabrication variations in both digital and analog CMOS circuits by simultaneously pulsing the power supply rails and analyzing the temporal and/or the spectral characteristics of the resulting transient rail currents. The method presented has a distinct advantage over other forms of i/sub DD/ testing because it requires a single test vector to excite and expose the presence of a defect or irregular fabrication process condition. This paper presents data from simulations and defective IC's supporting this technique.<<ETX>>

[1]  Mark W. Levi,et al.  CMOS Is Most Testable , 1981, International Test Conference.

[2]  Jerry Soden,et al.  Test Considerations for Gate Oxide Shorts in CMOS ICs , 1986, IEEE Design & Test of Computers.

[3]  Wojciech Maly,et al.  Built-in current testing-feasibility study , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[4]  M. A. Copeland,et al.  Design techniques for cascoded CMOS op amps with improved PSRR and common-mode input range , 1984 .

[5]  Charles F. Hawkins,et al.  Electrical Characteristics and Testing Considerations for Gate Oxide Shorts in CMOS ICs , 1985, ITC.

[6]  Masaki Hashizume,et al.  Fault detection of combinational circuits based on supply current , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[7]  R. Keith Treece,et al.  CMOS IC stuck-open-fault electrical effects and design considerations , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[8]  Richard P. Lippmann,et al.  An introduction to computing with neural nets , 1987 .