An adaptive virtual overlay for fast trigger insertion for FPGA debug

Field-programmable gate-array (FPGA) platforms are commonly used for prototyping complex designs, allowing designers to evaluate and validate the functionality at speeds that are orders of magnitude faster than simulation. To counter the limited observability of hardware, on-chip trace buffers are used to record the behaviour of a small subset of signals. To effectively use the limited capacity of these on-chip trace buffers, trigger circuitry is required to determine when to start and/or stop recording signal behaviour. Although it is possible to implement the trigger circuitry and add it to the user circuit at compile time, this would require recompiling a design every time the trigger circuit is modified, reducing debug productivity. In this paper, we present and evaluate an adaptive virtual overlay architecture for rapid trigger implementation. The overlay is built from logic and routing resources not used by the user circuit, reducing the overhead and impact on the user circuit. At debug time, the pre-synthesised overlay architecture can quickly be configured to implement the desired trigger functionality. We show that our overlay architecture provides flexibility required for mapping trigger circuitry with negligible impact on delay. We also show trigger mapping is significantly faster rather than recompile insertion, increasing debug productivity.

[1]  Nicola Nicolici,et al.  On Automated Trigger Event Generation in Post-Silicon Validation , 2008, 2008 Design, Automation and Test in Europe.

[2]  Frank Vahid,et al.  Firm-core Virtual FPGA for Just-in-Time FPGA Compilation (abstract only) , 2005, FPGA '05.

[3]  Vaughn Betz,et al.  Timing-driven placement for FPGAs , 2000, FPGA '00.

[4]  Wayne Luk,et al.  Transparent insertion of latency-oblivious logic onto FPGAs , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).

[5]  Sanjit A. Seshia,et al.  Post-silicon validation opportunities, challenges and recent advances , 2010, Design Automation Conference.

[6]  Steven J. E. Wilton,et al.  Incremental distributed trigger insertion for efficient FPGA debug , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).

[7]  Nachiket Kapre,et al.  Packet Switched vs. Time Multiplexed FPGA Overlay Networks , 2006, 2006 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[8]  T. Knight,et al.  Pathfinder : A Negotiation-Based Performance-Driven Router for FPGAs , 2012 .

[9]  James Coole,et al.  Intermediate fabrics: Virtual architectures for circuit portability and fast placement and routing , 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[10]  Brent E. Nelson,et al.  Instrumenting Bitstreams for Debugging FPGA Circuits , 2001, The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'01).

[11]  Sen Wang,et al.  VTR 7.0: Next Generation Architecture and CAD System for FPGAs , 2014, TRETS.

[12]  Steven J. E. Wilton,et al.  Towards simulator-like observability for FPGAs: a virtual overlay network for trace-buffers , 2013, FPGA '13.

[13]  Kenneth B. Kent,et al.  The VTR project: architecture and CAD for FPGAs from verilog to routing , 2012, FPGA '12.

[14]  Guy Lemieux,et al.  An efficient FPGA overlay for portable custom instruction set extensions , 2013, 2013 23rd International Conference on Field programmable Logic and Applications.

[15]  Steven J. E. Wilton,et al.  Incremental Trace-Buffer Insertion for FPGA Debug , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[16]  Guy Lemieux,et al.  ZUMA: An Open FPGA Overlay Architecture , 2012, 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines.

[17]  Jason Helge Anderson,et al.  Parallelizing FPGA placement using Transactional Memory , 2010, 2010 International Conference on Field-Programmable Technology.

[18]  Brad Hutchings,et al.  Rapid Post-Map Insertion of Embedded Logic Analyzers for Xilinx FPGAs , 2014, FCCM 2014.