Modeling and Analysis of Power Distribution Networks in 3-D ICs

This paper addresses the modeling and analysis problems for power distribution networks (PDNs) in 3-D ICs. An on-chip distributed model is proposed for 3-D power grids, in which the details of metal layers are considered. The distributed model is demonstrated to be essential to identifying the unique noise behavior of 3-D PDNs. A lumped model is proposed based on the distributed model. The lumped model features the connection impedance between tiers and is proven to be useful for designers to understand the global effects of 3-D PDNs. Based on the models, an analysis flow is designed for 3-D PDNs in both frequency domain and time domain. With the analysis flow, the electrical characteristics of 3-D PDNs are studied systematically for the first time. The frequency-domain analysis identifies the global and local resonance phenomena in 3-D PDNs that are distinct from those in 2-D PDNs. The physical mechanisms behind the resonance phenomena are investigated. The time-domain analysis predicts the worst-case supply noise based on distributed current constraints. The “Rogue Wave” concept is introduced to explain the spatial and temporal relations of the worst-case on-chip noise responses in 3-D PDNs.

[1]  Farid N. Najm,et al.  A static pattern-independent technique for power grid voltage integrity verification , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[2]  Katsuyuki Sakuma,et al.  Three-dimensional silicon integration , 2008, IBM J. Res. Dev..

[3]  Larry D. Smith,et al.  Power distribution system design methodology and capacitor selection for modern CMOS technology , 1999 .

[4]  S. Wane,et al.  Chip-package co-design methodology for global co-simulation of re-distribution layers (RDL) , 2008, 2008 IEEE-EPEP Electrical Performance of Electronic Packaging.

[5]  Xiang Hu,et al.  An adaptive parallel flow for power distribution network simulation using discrete Fourier transform , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[6]  He Peng,et al.  Parallel flow to analyze the impact of the voltage regulator model in nanoscale power distribution network , 2009, 2009 10th International Symposium on Quality Electronic Design.

[7]  W. Dehaene,et al.  Electrical Modeling and Characterization of Through Silicon via for Three-Dimensional ICs , 2010, IEEE Transactions on Electron Devices.

[8]  Masanori Hashimoto,et al.  Effects of on-chip inductance on power distribution grid , 2005, ISPD '05.

[9]  Chung-Kuan Cheng,et al.  3D power distribution network co-design for nanoscale stacked silicon ICs , 2008, 2008 IEEE-EPEP Electrical Performance of Electronic Packaging.

[10]  Eby G. Friedman,et al.  Inductive properties of high-performance power distribution grids , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[11]  A. Jindal,et al.  Wafer-Level Assembly of Heterogeneous Technologies , 2003 .

[12]  Andrew B. Kahng,et al.  Toward PDN resource estimation: A law of general power density , 2011, International Workshop on System Level Interconnect Prediction.

[13]  Xiang Hu,et al.  Enabling power distribution network analysis flows for 3D ICs , 2010, 2010 IEEE International 3D Systems Integration Conference (3DIC).

[14]  Xiang Hu,et al.  Exploring the rogue wave phenomenon in 3D power distribution networks , 2010, 19th Topical Meeting on Electrical Performance of Electronic Packaging and Systems.

[15]  Xiaoming Chen,et al.  Worst-case noise prediction with non-zero current transition times for early power distribution system verification , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[16]  Farid N. Najm,et al.  Fast vectorless power grid verification using an approximate inverse technique , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[17]  Rajendran Panda,et al.  Model and analysis for combined package and on-chip power grid simulation , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[18]  Sanjay Pant,et al.  Power Grid Physics and Implications for CAD , 2007, IEEE Design & Test of Computers.

[19]  Gang Huang,et al.  Power Delivery for 3D Chip Stacks: Physical Modeling and Design Implication , 2007, 2007 IEEE Electrical Performance of Electronic Packaging.

[20]  Xiang Hu,et al.  On the bound of time-domain power supply noise based on frequency-domain target impedance , 2009, SLIP '09.

[21]  Gang Huang,et al.  Power Delivery for 3-D Chip Stacks: Physical Modeling and Design Implication , 2012, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[22]  Chris H. Kim,et al.  Measurement, analysis and improvement of supply noise in 3D ICs , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.