Analytic Expressions for the Critical Charge in CMOS Static RAM Cells

Common trajectories associated with logic state reversal are discussed, and an analytical expression is developed for the critical charge required for single event upset of CMOS static RAMs.