论文信息 - Power and Time Delay Analysis of Simple Comparator Implemented On Different Type of FPGA

Power and Time Delay Analysis of Simple Comparator Implemented On Different Type of FPGA

In this particular work, we have implemented the algorithm of comparator on different version of FPGA like virtex-4, virtex-5, virtex-6, virtex-6(low power) and virtex-7. Using high performance Xilinx ISE software, we calculated the supply power and timing constraints like delay in timings from source pad to destination of the algorithm when implemented on different versions of FPGA.

Gaurav Verma | Vandana Thind | Nisha Pandey

[1] Ray Andraka,et al. A survey of CORDIC algorithms for FPGA based computers , 1998, FPGA '98.

[2] C. de Wolf,et al. Guidelines on the standards for the training of specialised health professionals dealing with breast cancer. , 2007, European journal of cancer.

[3] Bishwajeet Pandey,et al. SSTL Based Power Efficient Implementation of DES Security Algorithm on 28nm FPGA , 2015 .

[4] Shivani Sharma. Energy Efficient Sustainable Communication System Design for Space Craft Operating in the Coldest Places of Solar System , 2015 .

[5] Daniel P. Siewiorek,et al. High-availability computer systems , 1991, Computer.

[6] B. Pandey,et al. Simulation of voltage based efficient fire sensor on FPGA using SSTL IO standards , 2014, 2014 International Conference on Robotics and Emerging Allied Technologies in Engineering (iCREATE).

[7] David Stoppa,et al. Simple high-speed CMOS current comparator , 1997 .

[8] Vaughn Betz,et al. VPR: A new packing, placement and routing tool for FPGA research , 1997, FPL.

[9] Bishwajeet Pandey,et al. Timing Constraints-Based High-Performance DES Design and Implementation on 28-nm FPGA , 2018 .

[10] Vandana Thind,et al. FPGA Based Low Power Router Design Using High Speed Transeceiver Logic IO Standard , 2015 .