A 5-GHz CMOS transceiver for IEEE 802.11a wireless LAN systems

A 5-GHz transceiver comprising the RF and analog circuits of an IEEE 802.11a-compliant WLAN has been integrated in a 0.25-/spl mu/m CMOS technology. The IC has 22-dBm maximum transmitted power, 8-dB overall receive-chain noise figure and -112-dBc/Hz synthesizer phase noise at 1-MHz frequency offset.

[1]  A. Moini,et al.  A single chip PHY COFDM modem for IEEE 802.11a with integrated ADCs and DACs , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[2]  Ramjee Prasad,et al.  OFDM for Wireless Multimedia Communications , 1999 .

[3]  Asad A. Abidi,et al.  CMOS mixers and polyphase filters for large image rejection , 2001, IEEE J. Solid State Circuits.

[4]  Asad A. Abidi.  Direct-conversion radio transceivers for digital communications , 1995 .

[5]  J.M. Gilbert,et al.  An integrated 802.11a baseband and MAC processor , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[6]  F. Joel Ferguson.  Book Review: Logic Design Principles by Edward J. McCluskey: Prentice-Hall Publishers, Englewood Cliffs, New Jersey, 549 pp., $39.95 , 1988, CARN.

[7]  S.A. Sanielevici,et al.  A 900 MHz transceiver chipset for two-way paging applications , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[8]  M. Zargari,et al.  A 5 GHz CMOS transceiver for IEEE 802.11a wireless LAN , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).