Support for the logical execution time model on a time-predictable multicore processor

The logical execution time (LET) model increases the compositionality of real-time task sets. Removal or addition of tasks does not influence the communication behavior of other tasks. In this work, we extend a multicore operating system running on a time-predictable multicore processor to support the LET model. For communication between tasks we use message passing on a time-predictable network-on-chip to avoid the bottleneck of shared memory. We report our experiences and present results on the costs in terms of memory and execution time.

[1]  Larry M. Kinnan,et al.  Use of multicore processors in avionics systems and its potential impact on implementation and certification , 2009, 2009 IEEE/AIAA 28th Digital Avionics Systems Conference.

[2]  Martin Schoeberl,et al.  Message Passing on a Time-predictable Multicore Processor , 2015, 2015 IEEE 18th International Symposium on Real-Time Distributed Computing.

[3]  Zain-ul-Abdin,et al.  Kickstarting high-performance energy-efficient manycore architectures with Epiphany , 2014, 2014 48th Asilomar Conference on Signals, Systems and Computers.

[4]  Martin Schoeberl,et al.  A time-predictable stack cache , 2013, 16th IEEE International Symposium on Object/component/service-oriented Real-time distributed Computing (ISORC 2013).

[5]  Kees G. W. Goossens,et al.  Aelite: A flit-synchronous Network on Chip with composable and predictable services , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[6]  Benoît Dupont de Dinechin,et al.  Time-critical computing on a single-chip massively parallel processor , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[7]  Anant Agarwal,et al.  Factored operating systems (fos): the case for a scalable operating system for multicores , 2009, OPSR.

[8]  Benedikt Huber,et al.  Scope-Based Method Cache Analysis , 2014, WCET.

[9]  Rene L. Cruz,et al.  A calculus for network delay, Part I: Network elements in isolation , 1991, IEEE Trans. Inf. Theory.

[10]  Thomas A. Henzinger,et al.  Composable code generation for distributed giotto , 2005, LCTES '05.

[11]  Jean-Yves Le Boudec,et al.  Application of Network Calculus to Guaranteed Service Networks , 1998, IEEE Trans. Inf. Theory.

[12]  Michael Paulitsch,et al.  Leveraging Multi-core Computing Architectures in Avionics , 2012, 2012 Ninth European Dependable Computing Conference.

[13]  Leandro Soares Indrusiak,et al.  End-to-end schedulability tests for multiprocessor embedded systems based on networks-on-chip with priority-preemptive arbitration , 2014, J. Syst. Archit..

[14]  Tullio Vardanega,et al.  A Time-composable Operating System , 2012, WCET.

[15]  Kees G. W. Goossens,et al.  The aethereal network on chip after ten years: Goals, evolution, lessons, and future , 2010, Design Automation Conference.

[16]  Jens Sparsø,et al.  Argo: A Time-Elastic Time-Division-Multiplexed NOC Using Asynchronous Routers , 2014, 2014 20th IEEE International Symposium on Asynchronous Circuits and Systems.

[17]  Benedikt Huber,et al.  T-CREST: Time-predictable multi-core architecture for embedded systems , 2015, J. Syst. Archit..

[18]  Ivo Bolsens,et al.  Proceedings of the conference on Design, Automation & Test in Europe , 2000 .

[19]  Martin Schoeberl,et al.  Towards a Time-predictable Dual-Issue Microprocessor: The Patmos Approach , 2011, PPES.

[20]  Francisco J. Cazorla,et al.  Merasa: Multicore Execution of Hard Real-Time Applications Supporting Analyzability , 2010, IEEE Micro.

[21]  Benoît Dupont de Dinechin,et al.  Guaranteed Services of the NoC of a Manycore Processor , 2014, NoCArc '14.

[22]  Kees G. W. Goossens,et al.  Argo: A Real-Time Network-on-Chip Architecture With an Efficient GALS Implementation , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  Martin Schoeberl,et al.  A Time-Predictable Memory Network-on-Chip , 2014, WCET.

[24]  Thomas A. Henzinger,et al.  Giotto: a time-triggered language for embedded programming , 2001, Proc. IEEE.

[25]  Julien Delange,et al.  POK, an ARINC653-compliant operating system released under the BSD license , 2011 .

[26]  Martin Schoeberl,et al.  A Method Cache for Patmos , 2014, 2014 IEEE 17th International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing.

[27]  Martin Schoeberl,et al.  Time-division multiplexing vs network calculus: a comparison , 2015, RTNS.

[28]  Alan Burns,et al.  Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching , 2008, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008).

[29]  Reinhold Heckmann,et al.  Worst case execution time prediction by static program analysis , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..

[30]  Theo Ungerer,et al.  The Boot Process in Real-time Manycore Processors , 2014, RTNS '14.

[31]  Francisco J. Cazorla,et al.  Parallelizing Industrial Hard Real-Time Applications for the parMERASA Multicore , 2016, TECS.

[32]  Vincent David,et al.  Safety Properties Ensured by the OASIS Model for Safety Critical Real-Time Systems , 1998, SAFECOMP.

[33]  Martin Schoeberl,et al.  An area-efficient network interface for a TDM-based Network-on-Chip , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[34]  Theo Ungerer,et al.  An Operating System for Safety-Critical Applications on Manycore Processors , 2014, 2014 IEEE 17th International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing.

[35]  Tullio Vardanega,et al.  A time-composable operating system for the Patmos processor , 2015, SAC.