Embedded software implementation of an adaptive baseband predistorter

This paper is intended to present an adaptive digital baseband predistortion (DPD) method for power amplifier linearization using an hybrid DSP/FPGA based architecture. The DPD reference scheme is designed around two processing stages. The first of them is the real time fast loop based on a Look Up Table (LUT) and performed by a Field Programmable Gate Array (FPGA). The second stage, being at the center of interest of this article, is the adaptive loop designed as embedded and reconfigurable software in a Digital Signal Processor (DSP).

[1]  Youngoo Yang,et al.  Analog predistortion linearizer for high-power RF amplifiers , 2000, IMS 2000.

[2]  G. Baudoin,et al.  Adaptive polynomial pre-distortion for linearization of power amplifiers in wireless communications and WLAN , 2001, EUROCON'2001. International Conference on Trends in Communications. Technical Program, Proceedings (Cat. No.01EX439).

[3]  Fadhel M. Ghannouchi,et al.  Realistic power-amplifiers characterization with application to baseband digital predistortion for 3G base stations , 2002 .

[4]  James K. Cavers A linearizing predistorter with fast adaptation , 1990, 40th IEEE Conference on Vehicular Technology.

[5]  Mohamad Sawan,et al.  Adaptive digital predistorter for power amplifiers with real time modeling of memoryless complex gains , 1996, 1996 IEEE MTT-S International Microwave Symposium Digest.

[6]  Wayne E. Stark,et al.  Nonlinear amplifier effects in communications systems , 1999 .

[7]  José M. F. Moura,et al.  Memoryless polynomial adaptive predistortion [TV transmitters] , 1995, 1995 International Conference on Acoustics, Speech, and Signal Processing.