A single-chip solution for an ADM-1/TMX-1 SDH telecommunication node element

A novel architecture for an ultra compact Add-Drop/Terminal-Multiplexer for Synchronous Digital Hierarchy (SDH) telecommunication networks is reported. This new architecture allows one to integrate all digital functions into one ASIC (except the System Control Unit). The minimally configured complete system occupies only one single card of size 235 mm/spl times/265 mm. If protection is required two identical cards are used. The key features to obtain a single chip solution are a novel protection scheme, a new data path which needs just one single buffer with integrated switch matrix functionality, and an embedded processor which substitutes various large hardware blocks.

[1]  N. Felber,et al.  An embedded stack microprocessor for SDH telecommunication applications , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[2]  N. Felber,et al.  An efficient hardware/software co-design implementation for broadband telecommunication applications , 1998, IEEE GLOBECOM 1998 (Cat. NO. 98CH36250).