A CMOS Image Sensor Integrating Column-Parallel Cyclic ADCs with On-Chip Digital Error Correction Circuits

This paper presents a CMOS image sensor integrating a 14b column-parallel cyclic ADC with on-chip digital error correction circuits. Column-parallel ADC arrays are located both above and below the pixel array. The area of the on-chip error-correction logic including memories for all the error coefficients of the 640 ADC channels is 0.85mmx7.9mm.

[1]  Jong-Ho Park,et al.  A 142dB Dynamic Range CMOS Image Sensor with Multiple Exposure Time Signals , 2005, 2005 IEEE Asian Solid-State Circuits Conference.

[2]  S. Kawahito,et al.  A wide dynamic range CMOS image sensor with multiple exposure-time signal outputs and 12-bit column-parallel cyclic A/D converters , 2005, IEEE Journal of Solid-State Circuits.

[3]  S. Decker,et al.  A 256/spl times/256 CMOS imaging array with wide dynamic range pixels and column-parallel digital output , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[4]  S. Watanabe,et al.  A 1/1.8-inch 6.4 MPixel 60 frames/s CMOS Image Sensor With Seamless Mode Change , 2006, IEEE Journal of Solid-State Circuits.