Application of a testing framework to VHDL descriptions at different abstraction levels

The test problem increasingly affects the system design process and related costs and time to market. Requirements from VLSI/WSI manufacturers are for fast and reliable testability tools, with the possibility of their introduction in early phases of design. The paper presents a global toolset architecture for testability analysis and test pattern generation. Three abstraction levels are considered in this design flow, from the behavioral specifications, through RTL descriptions, down to gate level. In all these phases, VHDL is chosen as the referring description language. The paper then presents an application scenario, detailing the results achieved by the proposed methodology.

[1]  Daniel G. Saab,et al.  CHEETA: Composition of hierarchical sequential tests using ATKET , 1993, Proceedings of IEEE International Test Conference - (ITC).

[2]  Donatella Sciuto,et al.  ALADIN: a multilevel testability analyzer for VLSI system design , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Hugo De Man,et al.  Testability analysis in high level data path synthesis , 1993, J. Electron. Test..

[4]  E. Macii,et al.  Symbolic optimization of FSM networks based on sequential ATPG techniques , 1996, 33rd Design Automation Conference Proceedings, 1996.

[5]  Fabrizio Lombardi,et al.  FsmTest: Functional test generation for sequential circuits , 1996, Integr..

[6]  Robert K. Brayton,et al.  Sequential circuit design using synthesis and optimization , 1992, Proceedings 1992 IEEE International Conference on Computer Design: VLSI in Computers & Processors.

[7]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[8]  Enrico Macii,et al.  Test generation for networks of interacting FSMs using symbolic techniques , 1996, Proceedings of the Sixth Great Lakes Symposium on VLSI.

[9]  Fabrizio Ferrandi,et al.  A wafer level testability approach based on an improved scan insertion technique , 1995 .

[10]  Janak H. Patel,et al.  HITEC: a test generation package for sequential circuits , 1991, Proceedings of the European Conference on Design Automation..

[11]  Enrico Macii,et al.  BDD-based testability estimation of VHDL designs , 1996, Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition.

[12]  Janak H. Patel,et al.  A fault oriented partial scan design approach , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.