Performance evaluation of ATM switches under various traffic and buffering schemes
暂无分享,去创建一个
[1] Mark J. Karol,et al. Queueing in high-performance packet switching , 1988, IEEE J. Sel. Areas Commun..
[2] A. Pattavina,et al. Nonblocking architectures for ATM switching , 1993, IEEE Communications Magazine.
[3] Fouad A. Tobagi,et al. Fast packet switch architectures for broadband integrated services digital networks , 1990, Proc. IEEE.
[4] Gary J. Anido,et al. Multipath interconnection: a technique for reducing congestion within fast packet switching fabrics , 1988, IEEE J. Sel. Areas Commun..
[5] Soung Chang Liew. Performance of various input-buffered and output-buffered ATM switch design principles under bursty traffic: simulation study , 1994, IEEE Trans. Commun..
[6] Fouad A. Tobagi,et al. Architecture, Performance, and Implementation of the Tandem Banyan Fast Packet Switch , 1991, IEEE J. Sel. Areas Commun..
[7] Masayuki Murata,et al. Performance analysis of nonblocking packet switch with input and output buffers , 1992, IEEE Trans. Commun..
[8] Hamid Ahmadi,et al. A survey of modern high-performance switching techniques , 1989, IEEE J. Sel. Areas Commun..
[9] Alan Huang,et al. Starlite: a wideband digital switch , 1991 .
[10] Reza Rooholamini,et al. Finding the right ATM switch for the market , 1994, Computer.