Self-timed thermally-aware circuits
暂无分享,去创建一个
[1] John Teifel,et al. Highly pipelined asynchronous FPGAs , 2004, FPGA '04.
[2] Himanshu Kaul,et al. Future performance challenges in nanometer design , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).
[3] Jose A. Tierno,et al. An energy-complexity model for VLSI computations , 1995 .
[4] Alain J. Martin. The limitations to delay-insensitivity in asynchronous circuits , 1990 .
[5] Sung-Mo Kang,et al. ILLIADS-T: an electrothermal timing simulator for temperature-sensitive reliability diagnosis of CMOS VLSI chips , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[6] Sung-Mo Kang,et al. A temperature-aware simulation environment for reliable ULSI chipdesign , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Mike Alexander,et al. Thermal management system for high performance PowerPC/sup TM/ microprocessors , 1997, Proceedings IEEE COMPCON 97. Digest of Papers.
[8] Jean Michel Daga,et al. Temperature effect on delay for low voltage applications [CMOS ICs] , 1998, Proceedings Design, Automation and Test in Europe.
[9] Margaret Martonosi,et al. Dynamic thermal management for high-performance microprocessors , 2001, Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture.
[10] Sung-Mo Kang,et al. Cell-level placement for improving substrate thermal distribution , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[11] David Harris,et al. CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .