Test Pattern Considerations for Fault Tolerant High Density DRAM