Methodology to Capture Statistical Effect of Process Imperfections on Glitch Suppression in CNFET Circuits and to Improve by Using Approximate Circuits

Carbon nanotube field effect transistor (CNFET) technology has shown tremendous potential, and thus extensively studied among the emerging materials-based technologies to replace Si for the post-Si era. However, emerging technologies including CNFET technology suffer from immature, poor process quality, leading to process imperfections, which in turn degrade circuit performance. This paper presents a methodology to evaluate circuit level impact and design solution related with imperfect process. Monte Carlo simulation is applied to consider the statistical nature of the process imperfections. With a specific study on glitch tolerance (important circuit-level performance metric in advanced technology nodes) in CNFET circuits, our simulation framework provides the link between degradation in glitch tolerance with poor process quality. Moreover, we have proposed that approximate circuits can significantly improve glitch tolerance in comparison to precise counterparts, due to lesser nodes, reduced stacked configurations, and reduced number of connections at some nodes because of simpler topologies. With an example of 4-bit adder and 4-bit multiplier circuits, we have demonstrated that approximate circuits are able to lower the glitch vulnerability to an acceptable level, with a tolerable logic error. Moreover, approximate circuits would also relax the requirement on process quality to keep process-induced failures below certain target value.

[1]  S. Iijima.  Helical microtubules of graphitic carbon , 1991, Nature.

[2]  A. Radenović,et al.  Single-layer MoS2 transistors. , 2011, Nature nanotechnology.

[3]  W. Haensch,et al.  High-density integration of carbon nanotubes via chemical self-assembly. , 2012, Nature nanotechnology.

[4]  Jie Han,et al.  Approximate computing: An emerging paradigm for energy-efficient design , 2013, 2013 18th IEEE European Test Symposium (ETS).

[5]  Kaushik Roy,et al.  Low-Power Digital Signal Processing Using Approximate Adders , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  W. Haensch,et al.  Toward high-performance digital logic technology with carbon nanotubes. , 2014, ACS nano.

[7]  Alberto Valdes Garcia,et al.  Graphene radio frequency receiver integrated circuit , 2014, Nature Communications.

[8]  H.-S. Philip Wong,et al.  Stanford Virtual-Source Carbon Nanotube Field-Effect Transistors Model , 2015 .

[9]  Qiang Xu,et al.  Approximate Computing: A Survey , 2016, IEEE Design & Test.

[10]  M. Mitchell Waldrop,et al.  The chips are down for Moore’s law , 2016, Nature.

[11]  M. Engel,et al.  High-Performance p-Type Black Phosphorus Transistor with Scandium Contact. , 2016, ACS nano.

[12]  Jianshi Tang,et al.  High-speed logic integrated circuits with solution-processed self-assembled carbon nanotubes. , 2017, Nature nanotechnology.

[13]  Spatially Selective, High-Density Placement of Polyfluorene-Sorted Semiconducting Carbon Nanotubes in Organic Solvents. , 2017, ACS nano.

[14]  Lianmao Peng,et al.  Scaling carbon nanotube complementary transistors to 5-nm gate lengths , 2017, Science.

[15]  Lianmao Peng,et al.  Solution-processed carbon nanotubes based transistors with current density of 1.7 mA/μm and peak transconductance of 0.8 mS/μm , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[16]  Kaship Sheikh,et al.  Using approximate circuits to counter process imperfections in CNFET based circuits , 2018, 2018 International Symposium on VLSI Design, Automation and Test (VLSI-DAT).

[17]  Jan M. Rabaey,et al.  Brain-inspired computing exploiting carbon nanotube FETs and resistive RAM: Hyperdimensional computing case study , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).