DSP implementation of modified variable vector quantization based image compression using DCT and synthesis on FPGA

In the extant context of data compression, numerous data reduction techniques have evolved and produced many innovative solutions. These elucidations may have resulted in further complexities during physical realizations. This research endeavor put forth experimentation outcomes in the field of Discrete Cosine Transform (DCT) based image compression using modified vector quantization and prototyping the algorithm on Digital Signal Processor (DSP) TMS320C6713 platform. In addition, such an algorithm is synthesized on Virtex5 XC5VSX50T Field Programmable Gate Array (FPGA). The performance metrics used and calculated here at algorithm level are Mean Square Error (MSE), Peak Signal to Noise Ratio (PSNR_, Compression Ratio (CR), Bits per Pixel (bpp), percentage Space Saving in accordance with modified variable vector quantization levels from 10 to 90.

[1]  Bob H. Lee,et al.  Real-Time Digital Signal Processing: Implementations, Applications, and Experiments with the Tms320c55x , 2001 .

[2]  Jesse D. Kornblum Using JPEG quantization tables to identify imagery processed by software , 2008, Digit. Investig..

[3]  Hesham A. Ali,et al.  Image compression algorithms in wireless multimedia sensor networks: A survey , 2015 .

[4]  Manuel Prieto,et al.  Portable real-time DCT-based steganography using OpenCL , 2016, Journal of Real-Time Image Processing.

[5]  Vaithiyanathan Dhandapani,et al.  Area and power efficient DCT architecture for image compression , 2014, EURASIP J. Adv. Signal Process..

[6]  Nam Ik Cho,et al.  DCT-Based Embedded Image Compression With a New Coefficient Sorting Method , 2009, IEEE Signal Processing Letters.

[7]  David Atienza Alonso,et al.  VLSI-SoC: Forward-Looking Trends in IC and Systems Design , 2010, IFIP Advances in Information and Communication Technology.

[8]  Madhukar Budagavi,et al.  Core Transform Design in the High Efficiency Video Coding (HEVC) Standard , 2013, IEEE Journal of Selected Topics in Signal Processing.

[9]  Arjuna Madanayake,et al.  A digital hardware fast algorithm and FPGA-based prototype for a novel 16-point approximate DCT for image compression applications , 2012, ArXiv.

[10]  Abdellatif Mtibaa,et al.  Efficient BinDCT hardware architecture exploration and implementation on FPGA , 2016, Journal of advanced research.

[11]  Oscar Gustafsson,et al.  Hardware Implementation of Digital Signal Processing Algorithms , 2013, Journal of Electrical and Computer Engineering.

[12]  Massimo Conti,et al.  FPGA implementation of JPEG encoder architectures for wireless networks , 2017, EURASIP J. Embed. Syst..

[13]  Touradj Ebrahimi,et al.  The JPEG 2000 still image compression standard , 2001, IEEE Signal Process. Mag..

[14]  Tayeb Sadiki,et al.  Efficient hardware architecture for direct 2D DCT computation and its FPGA implementation , 2013, 2013 25th International Conference on Microelectronics (ICM).