A new placement algorithm dedicated to parallel computers: bases and application

One way to improve reliability in parallel computers consists of adding supplementary processors and interconnections to the functional structure in order to replace faulty processors with respect to the network structure. This approach is named structural fault tolerance (SFT). Very integrated parallel computers are one way to implement a parallel structure. The material structure is then composed of many elementary blocks, such as ASICs or multi-chip modules (MCMs), each containing many processors. We show that former SFT methods fail in combining the different features, constraints and requirements of such structures. Thus, this paper introduces a new reconfiguration approach that is dedicated to very integrated parallel computers.

[1]  Prithviraj Banerjee,et al.  Reconfiguration Strategies for VLSI Processor Arrays and Trees Using a Modified Diogenes Approach , 1992, IEEE Trans. Computers.

[2]  Prithviraj Banerjee,et al.  Fault tolerant VLSI systems , 1993 .

[3]  Shantanu Dutt,et al.  Node-Covering, Error-Correcting Codes and Multiprocessors with Very High Average Fault Tolerance , 1997, IEEE Trans. Computers.

[4]  Sheng-De Wang,et al.  An Improved Algorithm for Fault-Tolerant Routing in Hypercubes , 1997, IEEE Trans. Computers.

[5]  Mariagiovanna Sami,et al.  Fault Tolerance Techniques for Array Structures Used in Supercomputing , 1986, Computer.

[6]  José A. B. Fortes,et al.  A taxonomy of reconfiguration techniques for fault-tolerant processor arrays , 1990, Computer.

[7]  Prithviraj Banerjee,et al.  Design and Evaluation of Hardware Strategies for Reconfiguring Hypercubes and Meshes Under Faults , 1994, IEEE Trans. Computers.

[8]  Cauligi S. Raghavendra,et al.  Free Dimensions-An Effective Approach to Achieving Fault Tolerance in Hypercubes , 1995, IEEE Trans. Computers.

[9]  Arnold L. Rosenberg,et al.  The Diogenes Approach to Testable Fault-Tolerant Arrays of Processors , 1983, IEEE Transactions on Computers.

[10]  Jehoshua Bruck,et al.  Efficient Algorithms for Reconfiguration in VLSI/WSI Arrays , 1990, IEEE Trans. Computers.

[11]  Shambhu J. Upadhyaya,et al.  A Comprehensive Reconfiguration Scheme for Fault-Tolerant VLSI/WSI Array Processors , 1997, IEEE Trans. Computers.

[12]  Shantanu Dutt,et al.  Hardware-efficient and highly-reconfigurable 4- and 2-track fault-tolerant designs for mesh-connected multicomputers , 1996, Proceedings of Annual Symposium on Fault Tolerant Computing.

[13]  John P. Hayes,et al.  Some Practical Issues in the Design of Fault-Tolerant Multiprocessors , 1992, IEEE Trans. Computers.