Performance, energy, and reliability tradeoffs in replicating hot cache lines
暂无分享,去创建一个
[1] Mahmut T. Kandemir,et al. Leakage energy management in cache hierarchies , 2002, Proceedings.International Conference on Parallel Architectures and Compilation Techniques.
[2] Todd M. Austin,et al. The SimpleScalar tool set, version 2.0 , 1997, CARN.
[3] T. Mudge,et al. Drowsy caches: simple techniques for reducing leakage power , 2002, Proceedings 29th Annual International Symposium on Computer Architecture.
[4] Narayanan Vijaykrishnan,et al. Analyzing soft errors in leakage optimized SRAM design , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..
[5] Wei Zhang,et al. ICR: in-cache replication for enhancing data cache reliability , 2003, 2003 International Conference on Dependable Systems and Networks, 2003. Proceedings..
[6] R. Balasubramonian,et al. Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures , 2000, Proceedings 33rd Annual IEEE/ACM International Symposium on Microarchitecture. MICRO-33 2000.
[7] Trevor Mudge,et al. Drowsy instruction caches. Leakage power reduction using dynamic voltage scaling and cache sub-bank prediction , 2002, 35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings..
[8] Eric Rotenberg,et al. Adaptive mode control: A static-power-efficient cache design , 2003, TECS.
[9] Arun K. Somani,et al. An adaptive write error detection technique in on-chip caches of multi-level caching systems , 1999, Microprocess. Microsystems.
[10] Margaret Martonosi,et al. Cache decay: exploiting generational behavior to reduce cache leakage power , 2001, ISCA 2001.
[11] Arun K. Somani,et al. Area efficient architectures for information integrity in cache memories , 1999, ISCA.
[12] Kishor S. Trivedi,et al. A cache error propagation model , 1997, Proceedings Pacific Rim International Symposium on Fault-Tolerant Systems.
[13] Babak Falsafi,et al. Dead-block prediction & dead-block correlating prefetchers , 2001, ISCA 2001.
[14] Wei Zhang,et al. Compiler-directed instruction cache leakage optimization , 2002, MICRO.