Advanced process development and control based on a fully automated SEM with ADC

A novel system is presented which provides complete automation of the SEM review and classification process, allowing full integration of the SEM into the production line. This automation facilitates a paradigm shift in which the manual SEM and expert operator are replaced by an automatic, high-throughput SEM. This production SEM is utilized in conjunction with defect inspection tools to provide classified defect density, a key output for process development and line monitoring, in a quantitative form which can be directly transferred to the wafers-in-process (WIP) and yield management (YM) systems. To achieve full automation of SEM review, two broad categories of operator activities had to be replaced: (1) Automatic Defect Review (ADR) replaces the sequences related to the acquisition of defect images, from wafer alignment, through setting of optimal imaging parameters, to redetection of defects. (2) Automatic Defect Classification (ADC) replaces the decision process of assigning a pre-defined class to each of the defects. A system was developed which relies on a unique set of defect images, generated simultaneously, to achieve high levels of performance in both ADR and ADC. The information available from these images is directly related to the physical properties of defects, and used to derive a set of invariant classes, which we call Core Classes. The imaging features of the system as well as the architecture of the ADC subsystem, are discussed. The system was utilized in an advanced fab for process development and control, and results are presented of both ADR and ADC on multiple layers.

[1]  Noam Dotan,et al.  Method for enhancing topography and material contrast in automatic SEM review , 1999, Advanced Lithography.

[2]  J. Boyle,et al.  Advanced interconnect process development utilizing wafer inspection with "on-the-fly" automatic defect classification , 1999, 10th Annual IEEE/SEMI. Advanced Semiconductor Manufacturing Conference and Workshop. ASMC 99 Proceedings (Cat. No.99CH36295).

[3]  A. Ravishankar Rao,et al.  Automatic defect classification for integrated circuits , 1993, Electronic Imaging.

[4]  Frederick Y. Wu,et al.  Automatic defect classification for semiconductor manufacturing , 1997, Machine Vision and Applications.

[5]  Richard O. Duda,et al.  Pattern classification and scene analysis , 1974, A Wiley-Interscience publication.

[6]  Kenneth W. Tobin,et al.  Automatic defect classification: status and industry trends , 1995, Advanced Lithography.

[7]  Andrew Skumanich,et al.  CMP process development based on rapid automatic defect classification , 1999, Other Conferences.