Topography Dependent Step Coverage Resistance Simulation for VLSI Design