SSIM: A Software Levelized Compiled-Code Simulator

This paper presents a new logic simulation technique that uses software levelized compiled-code (LCC) for synchronous designs. Three approaches are proposed: C source code, target machine code and interpreted code. The evaluation speed for the software LCC simulator (SSIM) is about 140,000 (gate) evaluations per second using C source code or target machine code, or 50,000 evaluations per second using interpreted code. It is about 40 to 100 times slower than the AIDA hardware LCC simulator, but is about one order of magnitude faster than a traditional software event simulator. For a 32-bit multiplier with gate activity more than 100%, experiments indicate that SSIM runs about 250 to 1,000 times faster than the AIDA event simulator that evaluates about 4,500 gates per second.

[1]  Robert J. Smith.  Fundamentals of Parallel Logic Simulation , 1986, DAC 1986.

[2]  Gregory F. Pfister,et al.  The Yorktown Simulation Engine: Introduction , 1982, 19th Design Automation Conference.

[3]  Gregory Francis Pfister,et al.  The Yorktown Simulation Engine: Introduction , 1982, DAC 1982.

[4]  Tom Blank,et al.  A Survey of Hardware Accelerators Used in Computer-Aided Design , 1984, IEEE Design & Test of Computers.

[5]  M Chiang,et al.  LCC simulators speed development of synchronous hardware , 1986 .

[6]  M.M. Denneau.  The Yorktown Simulation Engine , 1982, 19th Design Automation Conference.