Defect-oriented test quality assessment using fault sampling and simulation

The purpose of this paper is to present a novel methodology for the estimation of VLSI products defect level, or reject rates, in the IC design environment. A new defect-oriented (DO) fault extraction and stratified sampling technique, implemented in an extraction tool, lobs, is used with a novel DO fault simulation tool, veriDOFS, which uses a commercial Verilog simulation tool. The proposed methodology allows the evaluation of DL values with limited confidence intervals, using reduced fault samples. Results, for a s38417 benchmark circuit (almost 100,000 transistors and over 140,000 extracted bridging defects) lead to test quality validation with 2,000 sampled faults.

[1]  John Paul Shen,et al.  Inductive Fault Analysis of MOS Integrated Circuits , 1985, IEEE Design & Test of Computers.

[2]  João Paulo Teixeira,et al.  Test preparation for high coverage of physical defects in CMOS digital ICs , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[3]  F. Joel Ferguson,et al.  Sandia National Labs , 2022 .

[4]  João Paulo Teixeira,et al.  Sampling techniques of non-equally probable faults in VLSI systems , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).

[5]  Vishwani D. Agrawal,et al.  Fault sampling revisited , 1990, IEEE Design & Test of Computers.

[6]  João Paulo Teixeira,et al.  Integrated approach for circuit and fault extraction of VLSI circuits , 1996, Proceedings. 1996 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[7]  John Paul Shen,et al.  Extraction and simulation of realistic CMOS faults using inductive fault analysis , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[8]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[9]  João Paulo Teixeira,et al.  Physical design of testable CMOS digital integrated circuits , 1991 .

[10]  Prathima Agrawal,et al.  Fault coverage requirement in production testing of LSI circuits , 1982 .

[11]  Kevin A. Kwiat,et al.  A method for consistent fault coverage reporting , 1993, IEEE Design & Test of Computers.

[12]  J. Pineda de Gyvez,et al.  IC defect sensitivity for footprint-type spot defects , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Wojciech Maly,et al.  Hierarchical extraction of critical area for shorts in very large ICs , 1995, Proceedings of International Workshop on Defect and Fault Tolerance in VLSI.

[14]  John M. Acken,et al.  Special applications of the voting model for bridging faults , 1993 .

[15]  M. Ray Mercer,et al.  On the decline of testing efficiency as fault coverage approaches 100% , 1995, Proceedings 13th IEEE VLSI Test Symposium.

[16]  Robert C. Aitken,et al.  Test sets and reject rates: all fault coverages are not created equal , 1993, IEEE Design & Test of Computers.

[17]  João Paulo Teixeira,et al.  Defect level evaluation in an IC design environment , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  F. Brglez,et al.  A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN , 1985 .

[19]  Brown,et al.  Defect Level as a Function of Fault Coverage , 1981, IEEE Transactions on Computers.

[20]  Robert C. Aitken,et al.  Biased voting: A method for simulating CMOS bridging faults in the presence of variable gate logic thresholds , 1993, Proceedings of IEEE International Test Conference - (ITC).

[21]  João Paulo Teixeira,et al.  Defect-oriented IC test and diagnosis using VHDL fault simulation , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[22]  F. Joel Ferguson,et al.  Carafe: an inductive fault analysis tool for CMOS VLSI circuits , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[23]  H. T. Nagle,et al.  Statistical fault sampling , 1989 .

[24]  Tracy Larrabee,et al.  Testing CMOS logic gates for: realistic shorts , 1994, Proceedings., International Test Conference.

[25]  Wilfried Daehn.  Fault simulation using small fault samples , 1991, J. Electron. Test..

[26]  João Paulo Teixeira,et al.  Realistic fault extraction for high-quality design and test of VLSI systems , 1997, 1997 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[27]  Marcel Jacomet,et al.  Fantestic: towards a powerful fault analysis and test pattern generator for integrated circuits , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.