Instruction scheduler generation for retargetable compilation

The availability of C compilers is crucial to the efficient design of embedded systems. Using virtual resources to automatically generate parts of a compiler's instruction scheduler from a formal processor description significantly reduces the overall scheduler generation time.

[1]  Gert Goossens,et al.  Chess: retargetable code generation for embedded DSP processors , 1994, Code Generation for Embedded Processors.

[2]  John Paul Shen,et al.  A limit study of local memory requirements using value reuse profiles , 1995, MICRO 1995.

[3]  Vasanth Bala,et al.  Efficient instruction scheduling using finite state automata , 1995, MICRO 1995.

[4]  Vasanth Bala,et al.  A limit study of local memory requirements using value reuse profiles , 1995, MICRO 28.

[5]  Rainer Leupers,et al.  Retargetable Code Generation Based on Structural Processor Description , 1998, Des. Autom. Embed. Syst..

[6]  Nikil Dutt,et al.  RTGEN: an algorithm for automatic generation of reservation tables from architectural descriptions , 1999, Proceedings 12th International Symposium on System Synthesis.

[7]  Zbigniew Chamski,et al.  Flexible Issue Slot Assignment for VLIW Architectures , 1999 .

[8]  Geoffrey Brown,et al.  Lx: a technology platform for customizable VLIW embedded processing , 2000, ISCA '00.

[9]  Yoshinori Takeuchi,et al.  PEAS-III: an ASIP design environment , 2000, Proceedings 2000 International Conference on Computer Design.

[10]  Heinrich Meyr,et al.  A novel methodology for the design of application-specificinstruction-set processors (ASIPs) using a machine description language , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Rainer Leupers,et al.  Application specific compiler/architecture codesign: a case study , 2002, LCTES/SCOPES '02.

[12]  Rainer Leupers.  Compiler Design Issues for Embedded Processors , 2002, IEEE Des. Test Comput..

[13]  Pierre G. Paulin,et al.  FlexWare: A Retargetable Embedded-Software Development Environment , 2002, IEEE Des. Test Comput..