Evaluation of platform architecture performance using abstract instruction-level workload models

Evaluation of platform performance is critical in the optimisation and validation of integrated application domain-specific multiprocessor systems. This work describes a method for creating abstract instruction-level workload models from source code, and a method for modelling multi-processor platforms. The approaches are validated by simulating complex use cases in a multiprocessor platform and comparing some of the results to measurements obtained from a prototype product. The approach is targeted at defining architecture parameters and to feature feasibility studies at product concept creation phase.

[1]  Sujit Dey,et al.  Performance analysis of systems with multi-channel communication architectures , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[2]  James A. Rowson,et al.  Hardware / Software Co-Simulation , 2000 .

[3]  C. M. Krishna.  Performance Modeling for Computer Architects , 1995 .

[4]  Alberto L. Sangiovanni-Vincentelli,et al.  Interface-based design , 1997, DAC.

[5]  Edwin A. Harcourt,et al.  Compilation-based software performance estimation for system level design , 2000, Proceedings IEEE International High-Level Design Validation and Test Workshop (Cat. No.PR00786).

[6]  Todd M. Austin,et al.  SimpleScalar: An Infrastructure for Computer System Modeling , 2002, Computer.

[7]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[8]  David A. Patterson,et al.  Computer Architecture - A Quantitative Approach, 5th Edition , 1996 .

[9]  Rainer Leupers,et al.  A system level processor/communication co-exploration methodology for multi-processor system-on-chip platforms , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[10]  Dorina C. Petriu,et al.  Architecture-Based Performance Analysis Applied to a Telecommunication System , 2000, IEEE Trans. Software Eng..