Design and Optimization of Retargetable Instruction Set Simulator

Instruction set simulator is a powerful tool for chip design evaluation and software converse project development. In this paper, the strategy of interpretative simulation is applied, and the design and implementation of retargetable instruction set simulator are discussed. A solution of virtual instruction set is presented, which can be used among a series of processors. To improve the performance, some optimization methods are introduced.