Improving the immunity to substrate noise using active noise cancellation circuit in mixed-signal integrated circuits

This paper proposes a noise suppression method using the combination of a passive guard ring and an active guard band circuit. The proposed active guard band circuit has a better PSRR (power supply rejection ratio) performance than the conventional one. A noise suppression performance of 60 dB and PSRR improvement of 50 dB are achieved by the proposed circuit.

[1]  K. Makie-Fukuda,et al.  On-chip active guard band filters to suppress substrate-coupling noise in analog and digital mixed-signal integrated circuits , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[2]  T. Matsuura,et al.  Substrate noise reduction using active guard band filters in mixed-signal integrated circuits , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[3]  Eby G. Friedman,et al.  Physical design to improve the noise immunity of digital circuits in a mixed-signal smart-power system , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[4]  W. T. Holman,et al.  Active substrate coupling noise reduction method for ICs , 1999 .

[5]  T. Serrano-Gotarredona,et al.  Cheap and easy systematic CMOS transistor mismatch characterization , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[6]  S. Takagi,et al.  Active guard band circuit for substrate noise suppression , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[7]  Randall L. Geiger,et al.  Deterministic phase jitter in multi-phase CMOS ring oscillators due to transistor mismatches , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[8]  Kartikeya Mayaram,et al.  Design-oriented substrate noise coupling macromodels for heavily doped CMOS processes , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[9]  Manuel Medeiros Silva,et al.  Evaluation of substrate noise in CMOS and low-noise logic cells , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[10]  Shoichi Masui,et al.  Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits , 1993 .

[11]  K. M. Fukuda.  Substrate noise reduction using active guard band filters , 1995 .

[12]  Rob A. Rutenbar,et al.  A methodology for rapid estimation of substrate-coupled switching noise , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[13]  Robert G. Meyer,et al.  Modeling and analysis of substrate coupling in integrated circuits , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[14]  Piotr Pawlowski,et al.  Comparative investigations of substrate noise caused by voltage-mode and current-mode gates , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).