LATTIS: an iterative speedup heuristic for mapped logic

The author describes heuristic problems for performance optimization of mapped combinational logic, implemented in the system LATTIS (logic area-time tradeoff for integrated systems). LATTIS currently has six transform types: gate repowering, buffer insertion, downpowering of noncritical fanouts of the critical path, gate duplication, DeMorgan's laws, and timing-directed factorization and remapping of subcircuits. From among the transforms applicable on the critical path. LATTIS chooses the one with maximum benefit/cost. Cost is increase in area, and benefit is improvement in local slack, weighted by the number of primary input/outputs affected. The delay-area curves produced by LATTIS for the 70 largest circuits of the 1991 MCNC multilevel combinational logic benchmark set are given.<<ETX>>

[1]  M. Fischer,et al.  Parallel Prefix Computation , 1980, J. ACM.

[2]  H. James Hoover,et al.  Bounding Fan-out in Logical Networks , 1984, JACM.

[3]  William W. Cohen,et al.  Synthesis and Optimization of Multilevel Logic under Timing Constraints , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Kurt Keutzer.  DAGON: Technology Binding and Local Optimization by DAG Matching , 1987, DAC.

[5]  Robert K. Brayton,et al.  MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Robert K. Brayton,et al.  Timing optimization of combinational logic , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[7]  Kurt Keutzer,et al.  Algorithms and Techniques for VLSI Layout and Synthesis , 1988 .

[8]  Alberto Sangiovanni-Vincentelli,et al.  Logic synthesis for vlsi design , 1989 .

[9]  C. Leonard Berman,et al.  The fanout problem: from theory to practice , 1989 .

[10]  Andrea S. LaPaugh,et al.  Efficient techniques for timing correction , 1990, IEEE International Symposium on Circuits and Systems.

[11]  Robert K. Brayton,et al.  Performance-oriented technology mapping , 1990 .

[12]  Robert K. Brayton,et al.  Performance enhancement through the generalized bypass transform , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[13]  Shigenobu Suzuki,et al.  Timing optimization on mapped circuits , 1991, 28th ACM/IEEE Design Automation Conference.

[14]  John P. Fishburn.  A depth-decreasing heuristic for combinational logic: or how to convert a ripple-carry adder into a carry-lookahead adder or anything in-between , 1991, DAC '90.

[15]  Alberto L. Sangiovanni-Vincentelli,et al.  A heuristic algorithm for the fanout problem , 1991, DAC '90.