Wafer-level calibration of stress sensing test chips