Geometric Variability of Nanoscale Interconnects and Its Impact on the Time-Dependent Breakdown of Cu/Low-$k$ Dielectrics

Line edge roughness (LER) and via-line misalignment strongly impact the time-dependent breakdown of the low- k dielectrics used in nanometer IC technologies. In this paper, we investigate, theoretically and experimentally, the impact of the variability of geometry on breakdown. By considering the statistical distribution of thickness between adjacent conductors exhibiting LER, we show that the breakdown location is a function of voltage and occurs at the minimum dielectric thickness at high voltage, but moves to the median thickness at the low voltages. Using these concepts, we show that LER modifies the functional form of failure distributions, and leads to a systematic change in the Weibull with voltage. Accurate reliability analysis requires new reliability extrapolation methodologies to account for these effects. We show that the minimum dielectric thickness present on a test structure or on a circuit is readily determined from routine measurements of dielectric thickness between metal lines. We verify theoretical predictions using measurements of failure distributions of both via and line test structures. Finally, we have shown that LER can significantly modify the apparent field dependence of the failure time, leading to ambiguity in the interpretation of the experimentally determined field dependence.

[1]  Zsolt Tokei,et al.  Impact of LER and misaligned vias on the electric field in nanometer-scale wires , 2008, 2008 International Interconnect Technology Conference.

[2]  J. Sune,et al.  New physics-based analytic approach to the thin-oxide breakdown statistics , 2001, IEEE Electron Device Letters.

[3]  Thomas Pompl,et al.  Modeling of substrate related extrinsic oxide failure distributions , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).

[4]  Suzumura Naohito,et al.  A NEW TDDB DEGRADATION MODEL BASED ON CU ION DRIFT IN CU INTERCONNECT DIELECTRICS , 2007 .

[5]  A. S. Oates,et al.  Limitation of Low-k Reliability due to Dielectric Breakdown at Vias , 2008, 2008 International Interconnect Technology Conference.

[6]  Guido Groeseneken,et al.  New insights in the relation between electron trap generation and the statistical properties of oxide breakdown , 1998 .

[7]  J.B. Tan,et al.  TDDB robustness of highly dense 65NM BEOL vertical natural capacitor with competitive area capacitance for RF and mixed-signal applications , 2008, 2008 IEEE International Reliability Physics Symposium.

[8]  Jordi Suñé,et al.  BREAKDOWN MODES AND BREAKDOWN STATISTICS OF ULTRATHIN SiO2 GATE OXIDES , 2001 .

[9]  J.C. Lin,et al.  Accurate Characterization on Intrinsic Gate Oxide Reliability using Voltage Ramp Tests , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[10]  E. Gebreselasie,et al.  Line edge roughness and spacing effect on low-k TDDB characteristics , 2008, 2008 IEEE International Reliability Physics Symposium.

[11]  M. Shinosky,et al.  The Effect of Metal Area and Line Spacing on TDDB Characteristics of 45nm Low-k SiCOH Dielectrics , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[12]  W.M. Hsu,et al.  Identification and Layout Modification of Copper/Low k Interconnect Dielectric Reliability Assessment by using RVDB Test , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[13]  Chenming Hu,et al.  Oxide Breakdown Model For Very Low Voltages , 1993, Symposium 1993 on VLSI Technology.

[14]  J. McPherson,et al.  Modeling of Interconnect Dielectric Lifetime Under Stress Conditions and New Extrapolation Methodologies for Time-Dependent Dielectric Breakdown , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[15]  T. Sullivan,et al.  A Comprehensive Study of Low-k SiCOH TDDB Phenomena and Its Reliability Lifetime Model Development , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[16]  G. Bonilla,et al.  On the contribution of line-edge roughness to intralevel TDDB lifetime in low-k dielectrics , 2009, 2009 IEEE International Reliability Physics Symposium.

[17]  W. Gill,et al.  Copper ion drift in integrated circuits: Effect of boundary conditions on reliability and breakdown of low-k dielectrics , 2008 .

[18]  Ennis T. Ogawa,et al.  Leakage, breakdown, and TDDB characteristics of porous low-k silica-based interconnect dielectrics , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[19]  J. McPherson,et al.  Time Dependent Dielectric Breakdown Characteristics of Low-k Dielectric (SiOC) Over a Wide Range of Test Areas and Electric Fields , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[20]  A. S. Oates,et al.  Fundamental understanding of porous low-k dielectric breakdown , 2009, 2009 IEEE International Reliability Physics Symposium.

[21]  G.S. Haase,et al.  An alternativemodel for interconnect low-k dielectric lifetime dependence on voltage , 2008, 2008 IEEE International Reliability Physics Symposium.

[22]  S. Ponoth,et al.  Role of CU in TDDB of Low-K Dielectrics , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.