Strength Pareto Evolutionary algorithm for sizing a set of SiC converter connected to AC machines winding by short planar cable

This paper deals with a set of ultra fast converter connected to the winding of AC machine by a short planar cable. The main feature of this study is to design a set of bus bar, a planar cable to mitigate surges produced at each switching commutation of the SiC Transistor, without consequently modifying its rise time. This calculation is obtained by the principle of genetic algorithm based on Strength Pareto Evolutionary Algorithm (SPEA), with as extra constraint a limited volume of the overall size of the system. Simulations analysis and experimental tests are carried out and compared, they underline the main benefits of the developed method.

[1]  Olayiwola Alatise,et al.  The Impact of Parasitic Inductance on the Performance of Silicon–Carbide Schottky Barrier Diodes , 2012, IEEE Transactions on Power Electronics.

[2]  Francois Costa,et al.  Optimization of the Driver of GaN Power Transistors Through Measurement of Their Thermal Behavior , 2014, IEEE Transactions on Power Electronics.

[3]  A. Muetze,et al.  Simplified Design of Common-Mode Chokes for Reduction of Motor Ground Currents in Inverter Drives , 2006, IEEE Transactions on Industry Applications.

[4]  Hans-Peter Nee,et al.  Dual-Function Gate Driver for a Power Module With SiC Junction Field-Effect Transistors , 2013, IEEE Transactions on Power Electronics.

[5]  Ignace Rasoanarivo.  Strength Pareto Evolutionary Algorithm for Designing and Controlling a Three-level Inverter without Balancing DC Bus Bar Voltages , 2013 .

[6]  Dehong Xu,et al.  Integration of both EMI filter and Boost inductor for 1 kW PFC converter , 2012, 2012 IEEE Energy Conversion Congress and Exposition (ECCE).

[7]  Hirofumi Akagi,et al.  Overvoltage mitigation of inverter-driven motors with long cables of different lengths , 2010, 2010 IEEE Energy Conversion Congress and Exposition.

[8]  Hans-Peter Nee,et al.  Analysis and Experimental Verification of the Influence of Fabrication Process Tolerances and Circuit Parasitics on Transient Current Sharing of Parallel-Connected SiC JFETs , 2014, IEEE Transactions on Power Electronics.

[9]  Ivan W. Hofsajer,et al.  Analytical Approach for Determining the Frequency-Dependent Characteristics of Multipath Conductive Structures , 2014, IEEE Transactions on Power Electronics.

[10]  Babak Nahid-Mobarakeh,et al.  Improving EMC behavior and energy efficiency of BOOST converter with power switches having low switching frequency and high dv/dt , 2014, 2014 IEEE Industry Application Society Annual Meeting.

[11]  Noureddine Takorabet,et al.  High frequency modeling of the winding wires of AC machines , 2013, 2013 15th European Conference on Power Electronics and Applications (EPE).

[12]  François-Michel Sargos,et al.  Multi-objective analysis for designing and controlling micro-grids under multi-control with PID, MHCC and FOPID controllers , 2013, 2013 IEEE Industry Applications Society Annual Meeting.

[13]  Sang Bin Lee,et al.  An Advanced Stator Winding Insulation Quality Assessment Technique for Inverter-fed Machines , 2006, Conference Record of the 2006 IEEE Industry Applications Conference Forty-First IAS Annual Meeting.