QUKU : A Coarse Grained Paradigm for FPGA

To fill the gap between increasing demand for reconfigurability and performance efficiency, coarse grain reconfigurable architectures are seen to be an emerging platform. The advantage lies in quick dynamic reconfiguration and power efficiency. Despite having these advantages they have failed to show their mark. This paper describes the QUKU architecture, which uses a coarsegrained dynamically reconfigurable PE array overlaid on an FPGA. The lowspeed reconfigurability of the FPGA is used to optimize the CGRA for different applications, whilst the high-speed CGRA reconfiguration is used within an application for operator re-use.

[1]  John Wawrzynek,et al.  Garp: a MIPS processor with a reconfigurable coprocessor , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[2]  Reiner W. Hartenstein.  Coarse grain reconfigurable architectures , 2001, Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455).

[3]  Steven A. Guccione.  List of FPGA-based computing machines , 1997 .

[4]  Neil W. Bergmann,et al.  QUKU: a two-level reconfigurable architecture , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[5]  Sergio Bampi,et al.  Dynamically reconfigurable architecture for image processor applications , 1999, DAC '99.

[6]  Steven Trimberger,et al.  A time-multiplexed FPGA , 1997, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186).

[7]  Neil W. Bergmann,et al.  QUKU: A Fast Run Time Reconfigurable Platform for Image Edge Detection , 2006, ARC.

[8]  Harvey F. Silverman,et al.  Processor reconfiguration through instruction-set metamorphosis , 1993, Computer.

[9]  Fabrizio Ferrandi,et al.  A design methodology for dynamic reconfiguration: the Caronte architecture , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.

[10]  Toshiaki Miyazaki,et al.  YARDS: FPGA/MPU hybrid architecture for telecommunication data processing , 1997, FPGA '97.

[11]  Eduardo Sanchez,et al.  Spyder: a reconfigurable VLIW processor using FPGAs , 1993, [1993] Proceedings IEEE Workshop on FPGAs for Custom Computing Machines.

[12]  Michael J. Wirthlin,et al.  DISC: the dynamic instruction set computer , 1995, Optics East.

[13]  Jürgen Becker,et al.  Real-Time Dynamically Run-Time Reconfiguration for Power-/Cost-optimized Virtex FPGA Realizations , 2003, VLSI-SOC.