论文信息 - Reconfigurable Switched-Capacitor ΔΣ Modulator Topology Design

Reconfigurable Switched-Capacitor ΔΣ Modulator Topology Design

In this paper, a methodology for designing reconfigurable discrete-time DeltaSigma modulator topologies is proposed. Topologies are generated from a set of all possible topologies expressed by a generic topology, and optimized for minimizing the complexity of the topologies, maximizing the topology robustness with respect to circuit nonidealities, and minimizing total power consumption. The paper presents a case study for designing topologies for a three-mode reconfigurable DeltaSigma modulator. The paper also offers a reconfigurable topology implementation on a programmable system-on-chip (PSoC) device.

Alex Doboli | Ying Wei | Pengbo Sun

[1] Ángel Rodríguez-Vázquez,et al. Top-Down Design of High-Performance Sigma-Delta Modulators , 1998 .

[2] C. S. Petrie,et al. A multibit sigma-delta ADC for multimode receivers , 2003 .

[3] Georges G. E. Gielen,et al. A high-level simulation and synthesis environment for /spl Delta//spl Sigma/ modulators , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4] Georges G. E. Gielen,et al. An analytical integration method for the simulation of continuous-time /spl Delta//spl Sigma/ modulators , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5] R.H.M. van Veldhoven. A triple-mode continuous-time /spl Sigma//spl Delta/ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver , 2003 .

[6] R. Schreier,et al. Delta-sigma data converters : theory, design, and simulation , 1997 .

[7] Alex Doboli,et al. MINLP based topology synthesis for delta sigma modulators optimized for signal path complexity, sensitivity and power consumption , 2005, Design, Automation and Test in Europe.

[8] R. V. Veldhoven. A triple-mode continuous-time ΣΔ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver , 2003, IEEE J. Solid State Circuits.

[9] Kush Gulati,et al. A low-power reconfigurable analog-to-digital converter , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).