The Automatic Generation of Conformal 3D data for Simulation of IC Interconnect Parasitics and Representation of MEM Structures

A software tool which automatically generates planar, conformal and semi-conformal 3D representations of an IC direct from the 2D layout is reported. The basic concepts behind the algorithm used by the tool are described, and the creation of a semi-conformal description of a simple circuit illustrated. Results are presented that demonstrate the importance of using 3D capacitance extraction to accurately simulate circuit performance. The degree of success with which the 3DTOP software represents actual IC topography is illustrated. The application of the software tool in representation of MEMS is described.

[1]  Andrzej J. Strojwas,et al.  Asymptotic waveform evaluation for transient analysis of 3-D interconnect structures , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Masao Fukuma,et al.  Process-Based Three-Dimensional Capacitance Simulation -- TRICEPS , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Armen H. Zemanian,et al.  Three-dimensional capacitance computations for VLSI/ULSI interconnections , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Anthony J. Walton,et al.  Automating the calculation of 3D interconnect parasitics , 1995 .