Cost reduction and evaluation of a temporary faults detecting technique
暂无分享,去创建一个
IC technologies are approaching the ultimate limits of silicon in terms of channel width, power supply and speed. By approaching these limits, circuits are becoming increasingly sensitive to noise, which will result in unacceptable rates of soft-errors. Furthermore, defect behavior is becoming increasingly complex resulting in increasing number of timing faults that can escape detection by fabrication testing. Thus, fault tolerant techniques will become necessary even for commodity applications. This work considers the implementation and improvements of a new soft error and timing error detecting technique based on time redundancy. Arithmetic circuits were used as test vehicle to validate the approach. Simulations and performance evaluations of the proposed detection technique were made using time and logic simulators. The obtained results show that detection of such temporal faults can be achieved by means of meaningful hardware and performance cost.
[1] Algirdas Avizienis,et al. Arithmetic Algorithms for Error-Coded Operands , 1973, IEEE Transactions on Computers.
[2] M. Baze,et al. Attenuation of single event induced pulses in CMOS combinational logic , 1997 .
[3] Harold S. Stone,et al. A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations , 1973, IEEE Transactions on Computers.
[4] W. W. Peterson. On Checking an Adder , 1958, IBM J. Res. Dev..