A statistical performance simulation methodology for VLSI circuits

A statistical performance simulation (SPS) methodology for VLSI circuits is presented. Traditional methods of worst-case corner analysis lack accuracy and Monte-Carlo simulations cannot be applied to VLSI circuits because of their complexity. SPS methodology is accurate because no statistical information about the device parameter variation is lost. It achieves efficiency by analyzing the smaller circuit blocks and generating the performance distribution for the entire circuit. Circuit evaluation at any specified performance level is possible.

[1]  Reuven Y. Rubinstein,et al.  Simulation and the Monte Carlo method , 1981, Wiley series in probability and mathematical statistics.

[2]  J.C. Chen,et al.  E-T based statistical modeling and compact statistical circuit simulation methodologies , 1996, International Electron Devices Meeting. Technical Digest.

[3]  Chenming Hu,et al.  Intra-field gate CD variability and its impact on circuit performance , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[4]  Costas J. Spanos,et al.  Circuit performance variability decomposition , 1999, 1999 4th International Workshop on Statistical Metrology (Cat. No.99TH8391).

[5]  Chenming Hu,et al.  Statistical circuit characterization for deep-submicron CMOS designs , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[6]  J. Bokor,et al.  Impact of velocity overshoot, polysilicon depletion, and inversion layer quantization on NMOSFET scaling , 1998, 56th Annual Device Research Conference Digest (Cat. No.98TH8373).

[7]  Jeffrey Bokor,et al.  An Extension Of BSIM3 Model Incorporating Velocity Overshoot , 1997, Proceedings of Technical Papers. International Symposium on VLSI Technology, Systems, and Applications.

[8]  J. C. Chen,et al.  Approaches to statistical circuit analysis for deep sub-micron technologies , 1998, IWSM. 1998 3rd International Workshop on Statistical Metrology (Cat. No.98EX113).

[9]  Zhihong Liu,et al.  Realistic worst-case SPICE file extraction using BSIM3 , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[10]  A. N. Lokanathan,et al.  Efficient worst case analysis of integrated circuits , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[11]  Carlo Guardiani,et al.  Hierarchical statistical characterization of mixed-signal circuits using behavioral modeling , 1996, ICCAD 1996.

[12]  Michael Orshansky,et al.  Direct sampling methodology for statistical analysis of scaled CMOS technologies , 1999 .

[13]  Jeffrey Bokor,et al.  Velocity overshoot of electrons and holes in Si inversion layers , 1997 .

[14]  Alan Mathewson,et al.  Relating statistical MOSFET model parameter variabilities to IC manufacturing process fluctuations enabling realistic worst case design , 1994 .

[15]  J. S. Hunter,et al.  Statistics for experimenters : an introduction to design, data analysis, and model building , 1979 .

[16]  Mitsuru Hiraki,et al.  Data-Dependent Logic Swing Internal Bus Architecture for Ultra-Low-Power Lsis , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.