SILCA: Fast-Yet-Accurate Time-Domain Simulation of VLSI Circuits with Strong Parasitic Coupling Effects

We propose a new circuit analysis method, namely Semi-Implicit Linear-Centric Analysis (SILCA), for efficient SPICE-accurate transient simulation of deep-submicron VLSI circuits with strong parasitic coupling effects introduced by interconnect lines, common substrate, power/ground networks, etc. SILCA is based on two linear-centric techniques. First, a new semi-implicit iterative numerical integration scheme is developed, which applies dynamic time step control accounting for stiff systems and meanwhile keeps constant equivalent conductance for capacitor/inductor companion models. Its convergence and stability properties are characterized. Second, to achieve constant linearized conductance for nonlinear devices during nonlinear iteration process, a successive variable chord method is introduced as an alternative of the Newton-Raphson method and the rank-one update technique is implemented for fast LU factorization. With these techniques, SILCA reduces the number and cost of required LU factorizations dramatically. Experimental results on substrate and power/ground networks have demonstrated that SILCA yields SPICE-like accuracy with an over 80X reduction in LU factorization cost, and an about 20X overall CPU time speedup over SPICE3 for circuits with tens of thousands elements, and the efficiency increases further with the size of a circuit.

[1]  Ernest S. Kuh,et al.  A sparse matrix method for analysis of piecewise-linear resistive networks , 1972 .

[2]  Yong Wang,et al.  Coupled electromagnetic-circuit simulation of arbitrarily-shaped conducting structures , 2001, IEEE 10th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No. 01TH8565).

[3]  Lawrence T. Pileggi,et al.  PRIMA: passive reduced-order interconnect macromodeling algorithm , 1997, ICCAD 1997.

[4]  Joel R. Phillips,et al.  Simulation approaches for strongly coupled interconnect systems , 2001, ICCAD 2001.

[5]  C. W. Gear,et al.  Numerical initial value problem~ in ordinary differential eqttations , 1971 .

[6]  Lawrence T. Pileggi,et al.  TETA: transistor-level waveform evaluation for timing analysis , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  William J. McCalla.  Fundamentals of Computer-Aided Circuit Simulation , 1987 .

[8]  Uri M. Ascher,et al.  Computer methods for ordinary differential equations and differential-algebraic equations , 1998 .

[9]  Takashi Morie,et al.  Physical design guides for substrate noise reduction in CMOS digital circuits , 2001 .

[10]  J.T.J. van Eijndhoven,et al.  Latency exploitation in circuit simulation by sparse matrix techniques , 1988 .

[11]  T.S. Fiez,et al.  A scalable substrate noise coupling model for design of mixed-signal IC's , 2000, IEEE Journal of Solid-State Circuits.

[12]  David J. Allstot,et al.  Simulation techniques and solutions for mixed-signal coupling in integrated circuits , 1994 .

[13]  Charlie Chung-Ping Chen,et al.  Efficient large-scale power grid analysis based on preconditioned Krylov-subspace iterative methods , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[14]  Sachin S. Sapatnekar,et al.  Fast analysis and optimization of power/ground networks , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[15]  Ping Yang,et al.  New implicit integration method for efficient latency exploitation in circuit simulation , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..