Canonical embedding of rectangular duals with applications to VLSI floorplanning

The notion of equivalent embedding of rectangular duals is introduced, leading to a new concept of canonical embedding of a rectangular dual; this is a floorplan corresponding to a given neighborhood graph such that the number of directed cycles in its channel digraph is minimum. Strongly maximal rectangular hierarchy (sMRH) in nonslicible floorplans is then defined. The canonical form of any arbitrary floorplan consists of at most one nonslicing core for each member of sMRH. Such an embedding therefore represents a floorplan with minimum deviations from a slicing structure. An O(n/sup 2/) algorithm for realizing a canonical embedding is also presented. Canonical embedding lends deep insight to the yet unsolved problem of characterizing inherent nonslicibility and motivates design for slicibility. It also makes determination of safe routing order simple.<<ETX>>

[1]  Frank Harary,et al.  Graph Theory , 2016 .

[2]  Larry J. Stockmeyer,et al.  Optimal Orientations of Cells in Slicing Floorplan Designs , 1984, Inf. Control..

[3]  William R. Heller,et al.  The Planar Package Planner for System Designers , 1982, 19th Design Automation Conference.

[4]  Yen-Tai Lai,et al.  An Algorithm for Building Rectangular Floor-Plans , 1984, 21st Design Automation Conference Proceedings.

[5]  Martin D. F. Wong,et al.  Channel routing order for building-block layout with rectilinear modules , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[6]  Edwin Kinnen,et al.  Rectangular duals of planar graphs , 1985, Networks.

[7]  Sartaj Sahni,et al.  A linear algorithm to find a rectangular dual of a planar triangulated graph , 1986, 23rd ACM/IEEE Design Automation Conference.

[8]  S. Sur-Kolay,et al.  On the family of inherently nonslicible floorplans in VLSI layout design , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[9]  Edwin Kinnen,et al.  Performance Optimized Floor Planning by Graph Planarization , 1989, 26th ACM/IEEE Design Automation Conference.

[10]  Martin D. F. Wong,et al.  Area optimization for higher order hierarchical floorplans , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[11]  Susmita Sur-Kolay,et al.  The cycle structure of channel graphs in nonsliceable floorplans and a unified algorithm for feasible routing order , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[12]  Chak-Kuen Wong,et al.  Minimum-Area Wiring for Slicing Structures , 1987, IEEE Transactions on Computers.

[13]  William R. Heller,et al.  The Planar Package Planner for System Designers , 1982, DAC 1982.

[14]  Tetsuo Asano,et al.  Routing Region Definition and Ordering Scheme for Building-Block Layout , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Kenneth J. Supowit,et al.  Placement Algorithms for Custom VLSI , 1983, 20th Design Automation Conference Proceedings.

[16]  Israel Koren,et al.  Floorplans, planar graphs and layouts , 1988 .

[17]  Yen-Tai Lai,et al.  Algorithms for floorplan design via rectangular dualization , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Susmita Sur-Kolay,et al.  Inherent Nonslicibility of Rectangular Duals in VLSI Floorplanning , 1988, FSTTCS.